

SEMESTER S3
DIGITAL ELECTRONICS AND LOGIC DESIGN

(Common to Group A)

Course Code	GAEST305	CIE Marks	40
Teaching Hours/Week (L:T:P: R)	3:1:0:0	ESE Marks	60
Credits	4	Exam Hours	2 Hrs. 30 Min.
Prerequisites (if any)	None	Course Type	Theory

Course Objectives:

1. To familiarize the basic concepts of Boolean algebra and digital systems.
2. To enable the learner to design simple combinational and sequential logic circuits which is essential in understanding organization & design of computer systems.

SYLLABUS

Module No.	Syllabus Description	Contact Hours
1	Introduction to digital Systems :- Digital abstraction Number Systems – Binary, Hexadecimal, grouping bits, Base conversion; Binary Arithmetic – Addition and subtraction, Unsigned and Signed numbers; Fixed-Point Number Systems; Floating-Point Number Systems Basic gates- Operation of a Logic circuit; Buffer; Gates - Inverter, AND gate, OR gate, NOR gate, NAND gate, XOR gate, XNOR gate; Digital circuit operation - logic levels, output dc specifications, input dc specifications, noise margins, power supplies; Driving loads - driving other gates, resistive loads and LEDs. Verilog (Part 1) :- HDL Abstraction; Modern digital design flow - Verilog constructs: data types, the module, Verilog operators.	11
2	Combinational Logic Design: – Boolean Algebra - Operations, Axioms, Theorems; Combinational logic	11

	analysis - Canonical SOP and POS, Minterm and Maxterm equivalence; Logic minimization - Algebraic minimization, K-map minimization, Dont cares, Code convertors. Modeling concurrent functionality in Verilog:- Continuous assignment - Continuous Assignment with logical operators, Continuous assignment with conditional operators, Continuous assignment with delay.	
3	MSI Logic and Digital Building Blocks MSI logic - Decoders (One-Hot decoder, 7 segment display decoder), Encoders, Multiplexers, Demultiplexers; Digital Building Blocks - Arithmetic Circuits - Half adder, Full adder, half subtractor, full subtractor; Comparators. Structural design and hierarchy - lower level module instantiation, gate level primitives, user defined primitives, adding delay to primitives.	8
4	Sequential Logic Design :- Latches and Flip-Flops- SR latch, SR latch with enable, JK flipflop, D flipflop, Register Enabled Flip-Flop, Resettable Flip-Flop. Sequential logic timing considerations; Common circuits based on sequential storage devices - toggle flop clock divider, asynchronous ripple counter, shift register. Finite State Machines :- Finite State Machines - logic synthesis for an FSM, FSM design process and design examples; Synchronous Sequential Circuits - Counters; Verilog (Part 2) : - Procedural assignment; Conditional Programming constructs; Test benches; Modeling a D flipflop in Verilog; Modeling an FSM in Verilog.	14

Course Assessment Method
(CIE: 40 marks, ESE: 60 marks)

Continuous Internal Evaluation Marks (CIE):

Attendance	Assignment/ Microproject	Internal Examination-1 (Written)	Internal Examination- 2 (Written)	Total
5	15	10	10	40

End Semester Examination Marks (ESE)

In Part A, all questions need to be answered and in Part B, each student can choose any one full question out of two questions

Part A	Part B	Total
• 2 Questions from each module. • Total of 8 Questions, each carrying 3 marks. (8x3 =24 marks)	• Each question carries 9 marks. • Two questions will be given from each module, out of which 1 question should be answered. • Each question can have a maximum of 3 subdivisions. (4x9 = 36 marks)	60

Course Outcomes (COs)

At the end of the course students should be able to:

Course Outcome		Bloom's Knowledge Level (KL)
CO1	Summarize the basic concept of different number systems and perform conversion and arithmetic operations between different bases.	K2
CO2	Interpret a combinational logic circuit to determine its logic expression, truth table, and timing information and to synthesize a minimal logic circuit through algebraic manipulation or with a Karnaugh map.	K2
CO3	Illustrate the fundamental role of hardware description languages in modern digital design and be able to develop the hardware models for different digital circuits.	K3
CO4	Develop MSI logic circuits using both the classical digital design approach and the modern HDL-based approach.	K3
CO5	Develop common circuits based on sequential storage devices including counter, shift registers and a finite state machine using the classical digital design approach and an HDL-based structural approach.	K3

Note: K1- Remember, K2- Understand, K3- Apply, K4- Analyse, K5- Evaluate, K6- Create

CO-PO Mapping Table (Mapping of Course Outcomes to Program Outcomes)

	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1	3	3	3									3
CO2	3	3	3	3								3
CO3	3	3	3	3	3							3
CO4	3	3	3	3	3							3
CO5	3	3	3	3	3							3

Note: 1: Slight (Low), 2: Moderate (Medium), 3: Substantial (High), -: No Correlation

Text Books				
Sl. No	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year
1	Introduction to Logic Circuits & Logic Design with Verilog	Brock J. LaMeres	Springer International Publishing	2/e, 2017
2	Digital Design and Computer Architecture - RISC-V Edition	Sarah L. Harris, David Harris	Morgan Kaufmann	1/e, 2022

Reference Books				
Sl. No	Title of the Book	Name of the Author/s	Name of the Publisher	Edition and Year
1	Digital Design with an Introduction to the Verilog HDL, VHDL, and System Verilog	M Morris Mano, Michael D Ciletti	Pearson	6/e, 2018
2	Digital Fundamentals	Thomas Floyd	Pearson	11/e, 2015
3	Fundamentals of Digital Logic with Verilog Design	Stephen Brown, Zvonko Vranesic	McGrawHill	3/e, 2014
4	Switching and Finite Automata Theory	Zvi Kohavi Niraj K. Jha	Cambridge University Press	3/e, 2010

Video Links (NPTEL, SWAYAM...)	
Module No.	Link ID
1	https://nptel.ac.in/courses/117105080
2	https://onlinecourses.nptel.ac.in/noc21_ee39/
3	https://onlinecourses.nptel.ac.in/noc24_cs61/